Cypress Semiconductor /psoc63 /SCB0 /INTR_I2C_EC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTR_I2C_EC

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (WAKE_UP)WAKE_UP 0 (EZ_STOP)EZ_STOP 0 (EZ_WRITE_STOP)EZ_WRITE_STOP 0 (EZ_READ_STOP)EZ_READ_STOP

Description

Externally clocked I2C interrupt request

Fields

WAKE_UP

Wake up request. Active on incoming slave request (with address match).

Only used when CTRL.EC_AM_MODE is ‘1’.

EZ_STOP

STOP detection. Activated on the end of a every transfer (I2C STOP).

Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is ‘1’.

EZ_WRITE_STOP

STOP detection after a write transfer occurred. Activated on the end of a write transfer (I2C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.

Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is ‘1’.

EZ_READ_STOP

STOP detection after a read transfer occurred. Activated on the end of a read transfer (I2C STOP). This event is an indication that a buffer memory location has been read from.

Only available for a slave request with an address match, in EZ and CMD_RESP modes, when CTRL.EC_OP_MODE is ‘1’.

Links

() ()